



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 2447

SERIAL NUMBER 10/730,333	FILING DATE 12/08/2003  RULE	CLASS 438	GROUP ART UNIT 2822	ATTORNEY DOCKET NO. 02-1500.1
-----------------------------	---------------------------------------	--------------	------------------------	-------------------------------------

APPLICANTS

Warren M. Farnworth, Nampa, ID;

Alan G. Wood, Boise, ID;  
 William M. Hiatt, Eagle, ID; James M. Wark, Boise, ID;  
 David R. Hembree, Boise, ID;  
 Kyle K. Kirby, Boise, ID;  
 Pete A. Benson, Boise, ID;

\*\* CONTINUING DATA \*\*\*\*\*

This application is a DIV of 10/403,937 03/31/2003 PAT 6,841,883

\*\* FOREIGN APPLICATIONS \*\*\*\*\* *None*

IF REQUIRED, FOREIGN FILING LICENSE GRANTED  
 \*\* 03/15/2004

Foreign Priority claimed 35 USC 119 (a-d) conditions met Verified and Acknowledged	<input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> Met after <i>Allowance</i> Examiner's Signature Initials	STATE OR COUNTRY ID	SHEETS DRAWING 27	TOTAL CLAIMS 29	INDEPENDENT CLAIMS 5
--	--	---------------------------	-------------------------	-----------------------	----------------------------

ADDRESS  
 22823  
 STEPHEN A GRATTON  
 THE LAW OFFICE OF STEVE GRATTON  
 2764 SOUTH BRAUN WAY  
 LAKEWOOD , CO  
 80228

TITLE  
 Wafer level methods for fabricating multi-dice chip scale semiconductor components

<input type="checkbox"/> All Fees
-----------------------------------